



1

An Outlook of Technology Scaling Beyond Moore's Law

Adrian M. Ionescu Ecole Polytechnique Fédérale de Lausanne

Adrian Ionescu, October 2005

Summary

- Introduction: Moore's law...
- More Moore, Beyond CMOS, More-than-More
- Fundamental limits
- Evolutionary and non-classical MOSFET (More Moore...)
- Emerging nanoelectronics (... beyond CMOS)
 - Single/few electron electronics & QCA
 - Nanowires & carbon nanotubes
 - Molecular electronics
 - Spintronics
- Conclusion

Adrian Ionescu, October 2005

40 years of Moore's law: 1965 - 2005

• 1965: a single transistor cost more than a dollar

• 1975: the cost of a transistor had dropped to less than a penny, while transistor size allowed for almost 100,000 transistors on a single die

• 1979 to 1999, processor performance went from about 1.5 million instructions per second (MIPS), to almost 50 MIPS on the i486[™], to over 1,000 MIPS on the Intel® Pentium® III

• Today's Intel® processors run at 3.2 GHz and higher, deliver over 10,000 MIPS, and can be manufactured in high volumes with **transistors that cost less than 1/10,000th of a cent**



3

Adrian Ionescu, October 2005

How it started... Cramming more components onto integrated circuits

With unit cost falling as the number of components per circuit rises, by 1975 economics may dictate squeezing as many as 65,000 components on a single silicon chip

By Gordon E. Moore

vice of the second seco



I IO IO² IO³ IO⁴ IO⁵ NUMBER OF COMPONENTS PER INTEGRATED CIRCUIT

CIRCUIT

RELATIVE

Adrian Ionescu, October 2005

... and where we are...



Source: http://www.intel.com/research/silicon/mooreslaw.htm

Adrian Ionescu, October 2005

First planar integrated circuit (1961)



90 nm Intel's processor Montecito (2004) Itanium Processor Family



Transistors: 1.72 Billion Frequency: >1.7GHz Power: ~100W

Source: Intel Developer Forum, September, 2004

Adrian Ionescu, October 2005



Source: M. Bohr, Intel Development Forum, September 2004.

7

CMOS scaling (1)





Gate dielectric @ fundamental scaling limit

Practical limits on the thickness of the SiO₂ gate oxide are crucial. Two fundamental considerations:

• roughness to be controlled @ atomic scale: leakage of 1nm oxide increases by 10 every 0.1nm rms roughness

• intrinsic transition region to reach bulk SiO2 properties: 0.3-0.5 nm



10



Assume tolerable gate leakage is 100 Acm and gate area is 1% of a 1cm chip and power-supply voltage of 1 V, the power dissipation due to the gate current is 1 W.

J. D. Plummer and P. B. Griffin, Proceedings of the IEEE, Vol. 89, pp. 240–258, 2001. D. A. Muller et al., Nature, pp. 758-761, June 1999.

Adrian Ionescu, October 2005

10

Power is key limiting factor?

- Active power
- Passive power (gate & subthreshold leakage)



Problems:

Server microprocessors cannot simultaneaously use all their transistors due to power limitations
Leakage power limits

max usable μP frequency

Adrian Ionescu, October 2005

11

Cost limit



Adrian Ionescu, October 2005

Fundamental limits

From: thermodinamics, quantum-mechanics, electromagnetics

- Limit on energy transfer during a binary switching:
 E(min) = (In2) kT (=kTlog_eN, N=2) (J. Neumann)
- Heisenberg's uncertainty principle:

 $\Delta E > h/\Delta t \rightarrow$ forbidden region for power-delay

• electromagnetics $\rightarrow \tau > L/c_0$ (limited time of electromagnetic wave travelling across interconnects)

Adrian Ionescu, October 2005

Why $E(min) = kT \times ln2$?

Binary signal discrimination: the slope of the static transfer curve of a (CMOS) binary logic gate must be greater than unity in absolute value at the transition point where input and output voltage levels are equal \rightarrow <u>CMOS inverter</u>

$$Vdd(min) = 2[kT/q] \left[1 + \frac{C_{fs}}{C_{ox} + C_d} \right] ln(2 + \frac{C_d}{C_{ox}})$$
$$Vdd(min) \cong 2(ln 2) \frac{kT}{q} = 1.38 \frac{kT}{q} = 0.036 V @ T = 300 K$$

Min signal energy stored on gate:

$$Es(min) = (1/2)Q_gVdd = (1/2)q \times 2(\ln 2)\frac{kT}{q} = kT \times \ln 2 == 0.693kT$$

with:
$$C_g = \frac{\varepsilon_{ox} L_{min}^2}{t_{ox}} \Rightarrow L_{min} = \left\lfloor \frac{t_{ox}}{\varepsilon_{ox}} \right\rfloor q^2 / [2(\ln 2)kT]^{1/2} = 9.3 \text{nm} \ \text{@ } t_{ox} = 1 \text{nm}$$

Source: J.D. Meindl, J. A. Davis, IEEE JSSC, Vol. 35, October 2000, pp. 1515-1516.

Fundamental limits

Source:

Average power transfer during a binary transition, *P*, versus transition time, *t*d. The red, orange, and green zones are forbidden by fundamental, silicon material, and 50-nm channel length transistor device level limits, respectively.



J. D. Meindl, Q. Chen, J. A. Davis, Science, Vol. 293, pp. 2044-2049, September 2001

Adrian Ionescu, October 2005

15

MOSFET @ nanoscale: what changes?



Example: Process Variations (1)



Fig. 1. Type of a 30 × 50 nm n-channel MOSFET with oxide thickness $t_{ax} = 3$ nm, junction depth $x_j = 7$ nm, and channel acceptor concentration $N_A = 5 \times 10^{16}$ cm⁻².

Source:

main affected parameter: V_T

 both the discrete random dopant distribution in the channel region and the quantum effects in the inversion layer should be considered for < 100nm

• due to channel dopant variations in individual devices, threshold voltage fluctuations in ULSI's are estimated to exceed 0.1 V in the for less than 0.1 μm if the doping is not optimized

T. Mizuno, IEEE Transactions on Electron Devices, Vol. 47, pp. 756–761, April 2000. A. Asenov et al., IEEE Transactions on Electron Devices, Vol. 48, pp. 722-729, April 2001.

Adrian Ionescu, October 2005

17

Example: Process Variations (2)

There is a most suitable N_A to supress δVT

• SOI:
$$N_0 = \frac{kT}{q^2} \frac{C_{\text{ex}}}{T_{\text{SOI}}}$$

• bulk-Si: $N_0 = \left(\frac{kT}{q}\right)^2 \frac{C_{\text{ex}}^2}{q\epsilon_s \phi_B} = 1.5 \times 10^{16} \text{ cm}^{-3}$

Design for N_A vs Leff in nano-region ULSI: (a) SOI

(b) bulk MOSFET's.

The shaded regions indicate suitable N_A $\frac{1}{2}$ for $\Delta I / I < 10\%$, $6\delta V < 0.1 V$, and suppressing the short channel effects.



More design space exists for SOI!

Adrian Ionescu, October 2005

The ideal MOS switch @ nanoscale: what should be improved?



Solutions for better-than-60mV/decade subthreshold slope

 $S = \ln 10 \frac{kT}{q} (1 + \frac{C_{dep}}{C_{ox}} + \frac{C_{ss}}{C_{ox}}) \rightarrow \frac{kT}{q} \ln 10 = 60 \text{mV} / \text{decade}$

Various concepts:

- I-MOS
- Tunnel FET
- NEM-MOSFET
- Hybrid devices

• ...

I-MOS

Subthreshold slope improvement by avalanche breakdown current in gated-diode $I_D (A/\mu m)$



Source: K. Gopalakrishnan et al., IEEE Transactions on Electron Devices, Vol. 52, Jan. 2005 pp. 69 – 76.

Adrian Ionescu, October 2005

21

Si/SiGe Vertical Tunnel FET (1)

• Why S < 60mV/decade in tunnel FET?

$$I = AV_{eff} \xi \cdot \exp(-\frac{B}{\xi}) \qquad S = (d \log I_d / dV_{gs})^{-1} < 60 \text{mV/dec}$$
$$= \ln 10(\frac{1}{V_{eff}} \frac{dV_{eff}}{dV_{gs}} + \frac{\xi + B}{\xi^2} \frac{d\xi}{dV_{gs}})^{-1}$$
$$< 60 \text{mV/dec} / \ln 10 = 26 \text{mV/dec}$$
$$S = \frac{V_{GS}^2}{2V_{GS} + B_{Kane}} E_g^{3/2} / D \qquad \text{Where:}$$
$$\cdot \text{Bkane depends on effective mass}$$
$$\cdot D \text{ depends on text} + V \text{ds and depinds}$$

• D depends on tox, L, Vds, and dopings



Simulation prediction: SS of tunnel FET



Source : P. F. Wang et al. Solid-State Electronics 48, 2281 (2004).



Evolutionary MOSFET: more Moore...



Source: H-S. P. Wong, et al., Proceedings of the IEEE, vol. 87, No. 4, pp. 537-70, 2001.

Adrian Ionescu, October 2005

Non-classical MOSFET (1): more Moore...

	Table 59a	Single-gate Non-	classical CMOS Te	echnologies	
Device	Transport-enhanced FETs	Ultra-thin Body SOI FETs		Source/Drain Engineered FETs	
	Strained Si, Ge, SiGe buried oxide Silicon Substrate	BOX	FD Si film S D Ground BOX (<20nm) Plane Bulk wafer	Biss Silicide nFET PFET Bilicon Schottky barrier Isolation	S D Non overlapped reg bn
Concept	Strained Si, Ge, SiGe, SiGeC or other semiconductor, on bulk or SOI	Fully depleted SOI with body thinner than 10 nm	Ultra-thin channel and localized ultra- thin BOX	Schottky source/drain	Non-overlapped S/D extensions on bulk, SOI, or DG devices
Application/Driver	HP CMOS	HP, LOP, and LSTP CMOS	HP, LOP, and LSTP CMOS	HP CMOS	HP, LOP, and LSTP CMOS
Advantages	High mobility	 Improved subthreshold slope No floating body Potentially lower E_{eff} 	 SOI-like structure on bulk Shallow junction by geometry Junction silicidation as on bulk Improved S-slope and SCF 	Low source/drain resistance	 Reduced SCE and DIBL Reduced parasitic gate capacitance

Adrian Ionescu, October 2005

27

Non-classical MOSFET (2): more Moore...

Device	Multiple Gate FETs						
	N-Gate (N>2) FETs	Double-gate FETs					
		Boures Prain	Singularities Str		Grate Gate Drain		
Concept	Tied gates (number of channels >2)	Tied gates, side-wall conduction	Tied gates planar conduction	Independently switched gates, planar conduction	Vertical conduction		
Application/ Driver	HP, LOP, and LSTP CMOS	HP, LOP, and LSTP CMOS	HP, LOP, and LSTP CMOS	LOP and LSTP CMOS	HP, LOP, and LSTP CMOS		
Advantages	 Higher drive current 2× thicker fin allowed 	 Higher drive current Improved subthreshold slope Improved short channel effect 	Higher drive current Improved subthreshold slope Improved short channel effect	 Improved short channel effect 	 Potential for 3D integration 		
Particular Strength	 Thicker Si body possible 	 Relatively easy process integration 	 Process compatible with bulk and on bulk wafers Very good control of silicon film thickness 	 Electrically (statically or dynamically) adjustable threshold voltage 	 Lithography independent L_g 		
Potential weakness	Limited device width Corner effect	 Fin thickness less than the gate length Fin shape and aspect ratio 	 Width limited to <1 µm 	 Difficult integration Back-gate capacitance Degraded subthreshold slope 	 Junction profiling difficult Process integration difficult Parasitic capacitance 		

Adrian Ionescu, October 2005

Emerging (nano)technologies

No mature and/or credible candidate for 'beyond CMOS' yet! 4-D parametrization of emerging nano-technologies:



Source:

J. A. Hutchby et al., IEEE Circuits and Devices Magazine, Vol. 18, pp. 28-41, March 2002.

Adrian Ionescu, October 2005

29

Emerging logic devices (...after Moore)

Table 4. Emerging Logic Devices						
			*	• • •	<u>Cinema</u> d	-0-0-
DEVICE	RESONANT TUNNELING DIODE - FET	SINGLE ELECTRON TRANSISTOR	RAPID SINGLE GUANTUM FLUX LOGIC	QUANTUM CELLULAR AUTOMATA	NANOTUBE DEVICES	MOLECULAR DEVICES
TYPES	3-Terminal	3-Terminal	Josephson Junction +Inductance Loop	-Electronic QCA -Magnetic QCA	FET	2-Terminal and 3-Terminal
ADVANTAGES	Density. Performance. RF	Density, Power: Function	High Speed, Potentially Robust, (Insenstive to Timing Error)	High Functional Density, No Interconnect in Signal Path, Fast and Low Power	Density, Power	Identity of Individual Switches (e.g., Size, Properties on Sub-nm Level, Potential Solution to Interconnect Problem
CHALLENGES	Matching of Device Properties Across Wafer	New Device and System, Dimensional Control (e.g., Room Temp Operation), Noise (Offset Charge), Lack of Drive Current	Low Temperatures, Fabrication of Complex, Dense Circuity	Limited Fan Out, Dimensional Control (Room Temperature Operation), Architecture, Feedback from Devices, Background Charge	New Device and System. Difficult Route for Fabricating Complex Circuitry	Thermal and Environmental Stability, Two Terminal Devices, Need for New Architectures
MATHRITY	Demonstrated	Demonstrated	Demonstrated	Demonstrated	Demonstrated	Demonstrated

Source: ITRS 2003.

Adrian Ionescu, October 2005



HOW SET works?

- SET principle (orthodox theory): K.K. Likharev, 1985
- SET first experimental validation: Fulton & Dolan, 1986

Orthodox theory of Single Electron Transistor

- Tunnel resistance is much higher than quantum resistance: $R_{TD,S} >> R_0 = h/e^2=25.8k\Omega$
- Quantization of energy is neglected : $E_{\kappa} << k_{B}T$ ou $E_{\kappa} << E_{C}$

$$\Delta E \times \Delta t \ge h \rightarrow \frac{e^2}{C} \times R_T C \ge h$$
$$R_T \ge R_Q = \frac{h}{e^2} \cong 25.8 k\Omega$$

- Tunneling time is neglected: ~10⁻¹⁴ 10⁻¹⁵ s
- Co-tunneling (multiple) is neglected

SET is not a real quantum device: charge discrete, energy & current not

Adrian Ionescu, October 2005



33



Adrian Ionescu, October 2005



35

Digital SET ICs

• Almost all digital CMOS ICs can be replicated with SET but they lack current drive and speed!

- SET inverter
 - needs two identical SETs
 - power dissipation is essentially static:

Power ~ 10⁻⁸-10⁻⁹ W

4-5 decades lower than CMOS!

• very sensitive to temperature: works under Coulomb Blockade



Adrian Ionescu, October 2005





SETMOS



SET fabrication: PADOX and V-PADOX (PAttern Dependent OXidation)



Y. Ono et al., IEEE Transactions on Electron Devices, Vol. 47, pp. 147-153, January 2000.

Adrian Ionescu, October 2005

SET fabrication: undulated SOI film



Source:

K. Uchida et al., Digest of 57th Annual Device Research Conference, pp. 138-139, June 1999.

Adrian Ionescu, October 2005

41

Quantum Cellular Automata & wireless logic



QCA principle:4 quantum dots coupled by tunnel junctions

- electrons can only move (tunnel) between two adjacent dots
- only two stable states possible:

'0' and '1'

Source:

C. S. Lent and P. D. Tougaw, Proceedings of the IEEE, Vol. 85, pp. 541-557, April 1997.



Quantum Cellular Automata (2)

Experiment (G. Snider et al, University of Notre Dame)
→ quantum dots → Al island connected by Al/AlOx/Al tunnel junctions and lithographically defined capacitors (e-beam).
→ Works @ 70mK (thermal fluctuations are cancelled out)



Figure 3. (a)Schematic diagram of QCA majority gate. (b) Measured output demonstrating AND/OR operation.

Adrian Ionescu, October 2005

Quantum Cellular Automata (3)

Clocked QCA: nanowire microprocessor architecture

• Clock : mandatory for real applications

 → enables (dictates) switching between successive states
 • Quasi-adiabatic switching: between system states the 'ground state' (equilibrium is maintained) → control of tunneling (barrier) by a gate





Adrian Ionescu, October 2005

45

Quantum Cellular Automata (4)

Key advantages:

• Only the adjacent: no need of long interconnects

• The inputs & output placed exclusively at the periphery:

functionality defined by inter-cell propagationcomputation corresponds to the relaxation of the

system toward a stable (equilibrium) state

- Very small dimensions, highly compact: dots < 20nm
- Ultra low power consumption: Power x delay ~ kT

<u>lssues</u>:

- demonstrators only @ cryogenic temperatures : T < 1K
- technology: not yet developed
- intrinsic problem of reverse propagation (bi-directional) : output → input (input → output)

Silicon Nanowires

Currently, there is intense interest in one-dimensional (1D) nanostructures, such as **nanowires (NWs)** and **nanotubes (NTs)**:

• due to their potential to test fundamental concepts about how dimensionality and size affect physical properties

 serve as critical building blocks for emerging nanotechnologies

• enable new integrated functionality in highly dense yet low cost integrated circuits



47

Logic Gates and Computation from Assembled Nanowire Building Blocks (1)

• assembly of p-Si and n-GaN NWs (diameters: 10-25nm and 10-30nm, respectively)

• crossed nanowire p(Si)-n(GaN) junctions and junction arrays to be assembled in over 95% yield with controllable electrical characteristics

• junctions can be used to create integrated nanoscale field-effect transistor arrays with nanowires as both the conducting channel and gate electrode

• in contrast with present nanotubes (NTs), **nanowires** (NWs) can be assembled in a predictable manner





Source: Y. Huang et al., Science, Vol. 294, pp. 1313-1317, 2001.

Adrian Ionescu, October 2005







Nanowires for integrated optoelectronics

Gate-All-Around SOI NW modulator



Adrian Ionescu, October 2005

SOI NW on-chip optical interconnects for clock distribution

Advantages

- Propagation of light signals independent of modulation frequency
- Precise, synchronous clock
 distribution
- Voltage isolation optical detectors count photons

Challenges:

- Scalability: size and frequency
- Integration of photodetector
 @ infrared wavelenghs on Si
- Integration with CMOS
- Si light-source on-chip?



Adrian Ionescu, October 2005

Carbon Nanotube (1)

CNT is a tubular form of carbon with diameter ~1 nm and length ~ few nm to microns.
CNT is configurationally equivalent to a two dimensional graphene sheet rolled into a tube.



55



Adrian Ionescu, October 2005

Carbon Nanotube (2)

- Electrical conductivity up to orders of magnitude higher than copper
- Can be metallic or semiconducting depending on chirality
 > tunable bandgap
 - electronic properties can be tailored through application of external magnetic field or mechanical deformation
- Very high current carrying capacity
- Excellent field emitter; high aspect ratio and small tip radius of curvature are ideal for field emission
- Can be functionalized



Adrian Ionescu, October 2005

57



Adrian Ionescu, October 2005







1.E+01 r=0.7nm, pitch=4r 1.E+00 (H) 1.E-01 (H) 1.E-02 O top gate - bottom gate wrap-around gate 1.E-03 l coax plate (4r*c 1.E-04 0.1 10 100 1 Gate Dielectric Thickness t (nm) (c) Bottom-gate configuration (d) An array of carbon nanotube Source:

CNT: gate capacitance scaling issues

X. Wang et al., SISPAD 2003, Sept. 2003, pp.163-166.

Adrian Ionescu, October 2005

61

Carbon Nanotube FET versus Si FET

Array with 4

y with 4r	Carbon hanotube hrray Source	Drain	inimum pitch
Transistor	p-CNFET 300 nm (Co)	Si MOSFET 100nm	Si MOSFET 25nm
Transconductance	(3 μS/tube)	1000 (nFET) 460 (nFET)	1200 (nFET) 640 (nFET)

(μS/μm)	1160	460 (pFET)	640 (pFET)
External resistance (Ω-μm per side)	<100	~66 (nFET) ~143 (pFET)	~40 (nFET) ~86 (pFET)
"Field Mobility" (cm ² V ⁻¹ s ⁻¹)	>70 ?	~50-160	
Gate insulator(nm)	15	2.0	0.8

Adrian Ionescu, October 2005







Source: Derycke et al. Nano Letters 1(9), 453 (2001)

Adrian Ionescu, October 2005



Source:

A. Bachtold, P. Hadley, T. Nakanishi, C. Dekker, Science, Volume: 294, pp. 1317-1320, 2001.

Adrian Ionescu, October 2005

Bottom-up Approach for CNT Interconnects



Source: J. Li, Q. Ye, A. Cassell, H. T. Ng, R. Stevens, J. Han, M. Meyyappan, *Appl. Phys. Lett.*, **82**(15), 2491 (2003)

Adrian Ionescu, October 2005

Carbon nanotubes as light emitters

Potential to be built in arrays or integrated with carbon nanotube or silicon electronic components, opening new possibilities in electronics and optoelectronics



Polarized infrared optical emission observed from SWCNT ambipolar FET

Source: IBM, J.A. Misewich, R. Martel, Ph. Avouris, J.C. Tsang, S. Heinze, and J. Tersoff, Science, May 2, 2004.

Adrian Ionescu, October 2005

67

Carbon nanotubes as Nano-Electro-Mechanical devices

Nanorelay



Figure 3. $I-V_{sg}$ characteristics of a nanotube relay initially suspended approximately 80 nm above the gate and drain electrodes. Current increased nonlinearly as the gate voltage increased ($\ell_g < 20$ V). Linear current increase and strong fluctuations are seen for $V_{sg} \geq 20$ V. The source–drain voltage, V_{sb} was 0.5 V.



Nanoresonator array



Source: J.F. Davis et al., Nanotechnology, 2003.

Adrian Ionescu, October 2005

Molecular Electronics

• The purpose of molecular electronic is to **reduce the size** or electronic devices to that of a single molecules





Electrical addressing of molecules # molecules for # functionalities!



Adrian Ionescu, October 2005





Charge transport in organic semiconductors

- <u>Delocalized transport</u> (diffusion limited)
 - Mean free path > de Broglie wavelength
 - Mobility decreases when temperature increases
- Hopping (localized) transport
 - $-\mu < 0.01 \text{ cm}^2/\text{Vs}$
 - Mobility is thermally activated
- Current performance
 - $-\mu > 1 \text{ cm}^2/\text{Vs}$ still low

Adrian Ionescu, October 2005

73

Working example: NDR molecular device



Fig. 2. Shown is our first experimentally obtained I(V) curve of a selfassembled monolayer of **1** between two metallic contacts [11], [12]. Initially, the I(V) response is in the "0" state (open circles). Once application of a 1.75-V pulse takes place, the molecule sets into a new state, "1" (black circles), that exhibits NDR behavior wherein the current rises then falls with increased voltage. Initial simulations used this I(V) curve. Source:

switch based on phenylene

logic possible using NDR

ethynylene molecules • 10⁹ cycles without

degradation of I-V

J. M. Tour et al., IEEE Transactions on Nanotechnology, Vol. 1, pp. 100-109, June 2002.

Why organic semiconductors?

Large area, low cost flexible electronics!

Applications: electronic book, electronic paper, RF-ID tags, sensors, flexible solar cells



Adrian Ionescu, October 2005

75

Spintronics

What is Spintronics?

• New technoogical and nanoelectronic discipline which aims to exploit the subtle esoteric quantum properties of the electron to develop a new generation of electronic devices.

• It *exploits the SPIN of the electron*: the electron has an intrinsic angular momentum with a spin value of 1/2 and the spin can be in two states: *spin-up* and *spin-down*.

• Electron's magnetic momentum is proportional to its spin: *spintronics is intrinsincally linked to magnetism*.

Magnetoelectronics

• spin of electrons is important

• Normal metals, like aluminum or copper, are spin

compensated and non-magnetic. Their electron spin is irrelevant.
Net spins do exist in magnetic metals, like iron or cobalt, which are essential to materials for magnetoelectronics. This is not predictable by classical physics but by quantum mechanics:



Fig. 1 An electron and its quantized spin (enlarged)

Model:

Spining soccer ball that precesses (a gyration of the rotation axis of spinning body about another line intersecting it) such that only the component along a spinquantization axis (here paralle to z) is fixed.

Adrian Ionescu, October 2005

77

Giant Magnetoresitive Effect (GMR)

• discovered in 1988 by Albert Fert's group in France

• observed in artificial thin-film materials composed of alternate ferromagnetic and non-magnetic layers:

(i) RESISTANCE of the material is the LOWEST when the magnetic moments of the ferromagnetic materials are ALIGNED
(ii) RESISTANCE of the material is the HIGHEST when the magnetic moments of the ferromagnetic materials are ANTIaligned
The current can be both PERPENDICULAR or PARALLEL to the interfaces



Fig. 2. Comparison of spintronic devices where current is (a) Perpendicular to the Plane (CPP) and (b) Current is In-Plane (CIP).

Adrian Ionescu, October 2005

Spin-based devices

• Spin-valve:

A GMR-based device with <u>two</u> <u>ferromagnetic layers</u> (alloys of nickel, iron, cobalt) <u>sandwitching a thin non-</u><u>magnetic layer</u> (copper), with one of the two magnetics layers pinned (magnetization insensitive to moderate magnetic fields). Pinning is accomplished by using an antiferromagnetic layer in intimate contact with the pinned magnetic layer. Change in resistance: 5-10%.



Magnetic tunneling junction:

A device in which a pinned layer and a magnetic layer are separated by a very thin insulating layer (Al2O3). The tunneling resistance is modulated by the magnetic field in the same way as the resistance of spin-valve, exhibiting **20-40%** in magneto-resistance.



Adrian Ionescu, October 2005

Applications of GMR devices: hard drives, sensors, magnetoresistive random access memory Magnetoresistive thin films and nanostructures are already extremely important scientifically, technologically and economically. ÷ Economics: -Today Magnetic recording alone is a \$100 billion/yr The IBM Travelstar disk drive uses magnetoresistive devices to achieve 4.1Gb/in² Tomorrow - Potential additional \$100 billion/year Non-Volatile Radiation Hard High Density Very High Speed Low Cost Magnetic RAM Sensors-Isolators

Adrian Ionescu, October 2005

80

MTJ application in commercial MRAM



Adrian Ionescu, October 2005

81

SPIN INJECTION in a semiconductor

To make new spintronic components research has to address 3 problems: (1) **Creation of a spin-ensemble in a semiconductor** (2) **External control over spin-packet movement** (co-herence and lifetime on a sub-micron scale in a frame time of nano to micro-seconds (3) External observation: **READ of spintronic device function**

CONCLUSION To More Moore and... After

 Main applications of any sufficiently new and innovative technology always have been – and will continue to be – applications CREATED by that new technology

• People should remember the fact that DISCOVERY <u>does not work by DECIDING</u> what you want and <u>THEN DISCOVERING IT</u>

Source: Herbert Kroemer (Nobel Prize)

Adrian Ionescu, October 2005

83

Industry research: large CMOS pizza!



Academic research (nanowires, nanotubes, nanodots...) : French cuisine!

Adrian Ionescu, October 2005